AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# TRCOSLSR, Trace OS Lock Status Register

The TRCOSLSR characteristics are:

## Purpose

Returns the status of the Trace OS Lock.

## Configuration

External register TRCOSLSR bits [31:0] are architecturally mapped to AArch64 System register TRCOSLSR[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCOSLSR are RES0.

## Attributes

TRCOSLSR is a 32-bit register.

## Field descriptions

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
RES0 | OSLM[2:1] | RES0 | OSLK | OSLM[0]

#### Bits [31:5]

Reserved, RES0.

#### OSLM, bits [4:3, 0]

OS Lock model.

The value of this field is an IMPLEMENTATION DEFINED choice of:

OSLM | Meaning
--- | ---
0b000 | Trace OS Lock is not implemented.
0b010 | Trace OS Lock is implemented.
0b100 | Trace OS Lock is not implemented, and the trace unit is controlled by the PE OS Lock.

All other values are reserved.

When FEAT_ETE is implemented, the values 0b000 and 0b010 are not permitted.

The OSLM field is split as follows:

- OSLM[2:1] is TRCOSLSR[4:3].
- OSLM[0] is TRCOSLSR[0].

Access to this field is RO.

#### Bit [2]

Reserved, RES0.

#### OSLK, bit [1]

OS Lock status.

OSLK | Meaning
--- | ---
0b0 | The OS Lock is unlocked.
0b1 | The OS Lock is locked.

Note

This field indicates the state of the PE OS Lock.

## Accessing TRCOSLSR

External debugger accesses to this register are unaffected by the OS Lock.

#### TRCOSLSR can be accessed through the external debug interface:

Component | Offset | Instance
--- | --- | ---
ETE | 0x304 | TRCOSLSR

This interface is accessible as follows:

- When !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are RO.

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.