AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# CTIAPPPULSE, CTI Application Pulse register

The CTIAPPPULSE characteristics are:

## Purpose

Causes event pulses to be generated on ECT channels.

## Configuration

CTIAPPPULSE is in the Debug power domain.

## Attributes

CTIAPPPULSE is a 32-bit register.

## Field descriptions

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
APPPULSE31 | APPPULSE30 | APPPULSE29 | APPPULSE28 | APPPULSE27 | APPPULSE26 | APPPULSE25 | APPPULSE24 | APPPULSE23 | APPPULSE22 | APPPULSE21 | APPPULSE20 | APPPULSE19 | APPPULSE18 | APPPULSE17 | APPPULSE16 | APPPULSE15 | APPPULSE14 | APPPULSE13 | APPPULSE12 | APPPULSE11 | APPPULSE10 | APPPULSE9 | APPPULSE8 | APPPULSE7 | APPPULSE6 | APPPULSE5 | APPPULSE4 | APPPULSE3 | APPPULSE2 | APPPULSE1 | APPPULSE0

#### APPPULSE<x>, bit [x], for x = 31 to 0

Generate event pulse on ECT channel <x>.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Writing to this bit has the following effect:

APPPULSE<x> | Meaning
--- | ---
0b0 | No effect.
0b1 | Channel <x> event pulse generated.

Note

- The CTIAPPPULSE operation does not affect the state of the application trigger. If the channel is active, either because of an earlier event or from the application trigger, then the value written to CTIAPPPULSE might have no effect.
- Multiple pulse events that occur close together might be merged into a single pulse event.

## Accessing CTIAPPPULSE

It is CONSTRAINED UNPREDICTABLE whether a write to CTIAPPPULSE generates an event on a channel if CTICONTROL.GLBEN is 0.

#### CTIAPPPULSE can be accessed through the external debug interface:

Component | Offset | Instance
--- | --- | ---
CTI | 0x01C | CTIAPPPULSE

This interface is accessible as follows:

- When SoftwareLockStatus(), accesses to this register are WI.
- Otherwise, accesses to this register are WO.

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.