AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# GICR_ICACTIVER0, Interrupt Clear-Active Register 0

The GICR_ICACTIVER0 characteristics are:

## Purpose

Deactivates the corresponding SGI or PPI. These registers are used when saving and restoring GIC state.

## Configuration

A copy of this register is provided for each Redistributor.

## Attributes

GICR_ICACTIVER0 is a 32-bit register.

## Field descriptions

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
Clear_active_bit31 | Clear_active_bit30 | Clear_active_bit29 | Clear_active_bit28 | Clear_active_bit27 | Clear_active_bit26 | Clear_active_bit25 | Clear_active_bit24 | Clear_active_bit23 | Clear_active_bit22 | Clear_active_bit21 | Clear_active_bit20 | Clear_active_bit19 | Clear_active_bit18 | Clear_active_bit17 | Clear_active_bit16 | Clear_active_bit15 | Clear_active_bit14 | Clear_active_bit13 | Clear_active_bit12 | Clear_active_bit11 | Clear_active_bit10 | Clear_active_bit9 | Clear_active_bit8 | Clear_active_bit7 | Clear_active_bit6 | Clear_active_bit5 | Clear_active_bit4 | Clear_active_bit3 | Clear_active_bit2 | Clear_active_bit1 | Clear_active_bit0

#### Clear_active_bit<x>, bit [x], for x = 31 to 0

Removes the active state from interrupt number x. Reads and writes have the following behavior:

Clear_active_bit<x> | Meaning
--- | ---
0b0 | If read, indicates that the corresponding interrupt is not active, and is not active and pending. If written, has no effect.
0b1 | If read, indicates that the corresponding interrupt is active, or is active and pending. If written, deactivates the corresponding interrupt, if the interrupt is active. If the interrupt is already deactivated, the write has no effect.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

## Accessing GICR_ICACTIVER0

When affinity routing is not enabled for the Security state of an interrupt in GICR_ICACTIVER0, the corresponding bit is RAZ/WI and equivalent functionality is provided by GICD_ICACTIVER<n> with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by GICD_ICACTIVER<n>.

When GICD_CTLR.DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.

#### GICR_ICACTIVER0 can be accessed through the memory-mapped interfaces:

Component | Frame | Offset | Instance
--- | --- | --- | ---
GIC Redistributor | SGI_base | 0x0380 | GICR_ICACTIVER0

Accesses on this interface are RW.

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.