AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# CTITRIGOUTSTATUS, CTI Trigger Out Status register

The CTITRIGOUTSTATUS characteristics are:

## Purpose

Provides the raw status of the trigger outputs, after processing by any IMPLEMENTATION DEFINED trigger interface logic. For output triggers that are self-acknowledging, this is only meaningful if the CTI implements multicycle channel events.

## Configuration

CTITRIGOUTSTATUS is in the Debug power domain.

## Attributes

CTITRIGOUTSTATUS is a 32-bit register.

## Field descriptions

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
TROUT31 | TROUT30 | TROUT29 | TROUT28 | TROUT27 | TROUT26 | TROUT25 | TROUT24 | TROUT23 | TROUT22 | TROUT21 | TROUT20 | TROUT19 | TROUT18 | TROUT17 | TROUT16 | TROUT15 | TROUT14 | TROUT13 | TROUT12 | TROUT11 | TROUT10 | TROUT9 | TROUT8 | TROUT7 | TROUT6 | TROUT5 | TROUT4 | TROUT3 | TROUT2 | TROUT1 | TROUT0

#### TROUT<n>, bit [n], for n = 31 to 0

Trigger output <n> status.

Bits [31:N] are RAZ. N is the value in CTIDEVID.NUMTRIG.

If n < N, and output trigger <n> is implemented and connected, and either the trigger is not self-acknowledging or the CTI implements multicycle channel events, then permitted values for TROUT<n> are:

TROUT<n> | Meaning
--- | ---
0b0 | Output trigger n is inactive.
0b1 | Output trigger n is active.

Otherwise when n < N it is IMPLEMENTATION DEFINED whether TROUT<n> behaves as described here or is RAZ.

## Accessing CTITRIGOUTSTATUS

#### CTITRIGOUTSTATUS can be accessed through the external debug interface:

Component | Offset | Instance
--- | --- | ---
CTI | 0x134 | CTITRIGOUTSTATUS

Accesses on this interface are RO.

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.