AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# DBGAUTHSTATUS_EL1, Debug Authentication Status Register

The DBGAUTHSTATUS_EL1 characteristics are:

## Purpose

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for debug.

## Configuration

AArch64 System register DBGAUTHSTATUS_EL1 bits [31:0] are architecturally mapped to AArch32 System register DBGAUTHSTATUS[31:0].

AArch64 System register DBGAUTHSTATUS_EL1 bits [31:0] are architecturally mapped to External register DBGAUTHSTATUS_EL1[31:0].

## Attributes

DBGAUTHSTATUS_EL1 is a 64-bit register.

## Field descriptions

63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
RES0
RES0 | RTNID | RTID | RES0 | RLNID | RLID | RES0 | SNID | SID | NSNID | NSID

#### Bits [63:28]

Reserved, RES0.

#### RTNID, bits [27:26]

Root non-invasive debug.

This field has the same value as DBGAUTHSTATUS_EL1.RTID.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

#### RTID, bits [25:24]

Root invasive debug.

RTID | Meaning
--- | ---
0b00 | Not implemented.
0b10 | Implemented and disabled. ExternalRootInvasiveDebugEnabled() == FALSE.
0b11 | Implemented and enabled. ExternalRootInvasiveDebugEnabled() == TRUE.

All other values are reserved.

If FEAT_RME is not implemented, the only permitted value is 0b00.

#### Bits [23:16]

Reserved, RES0.

#### RLNID, bits [15:14]

Realm non-invasive debug.

This field has the same value as DBGAUTHSTATUS_EL1.RLID.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

#### RLID, bits [13:12]

Realm invasive debug.

RLID | Meaning
--- | ---
0b00 | Not implemented.
0b10 | Implemented and disabled. ExternalRealmInvasiveDebugEnabled() == FALSE.
0b11 | Implemented and enabled. ExternalRealmInvasiveDebugEnabled() == TRUE.

All other values are reserved.

If FEAT_RME is not implemented, the only permitted value is 0b00.

#### Bits [11:8]

Reserved, RES0.

#### SNID, bits [7:6]
When FEAT_Debugv8p4 is implemented:

Secure non-invasive debug.

This field has the same value as DBGAUTHSTATUS_EL1.SID.

####
Otherwise:

Secure non-invasive debug.

SNID | Meaning
--- | ---
0b00 | Secure state is not implemented.
0b10 | Implemented and disabled. ExternalSecureNoninvasiveDebugEnabled() == FALSE.
0b11 | Implemented and enabled. ExternalSecureNoninvasiveDebugEnabled() == TRUE.

All other values are reserved.

#### SID, bits [5:4]

Secure invasive debug.

SID | Meaning
--- | ---
0b00 | Secure state is not implemented.
0b10 | Implemented and disabled. ExternalSecureInvasiveDebugEnabled() == FALSE.
0b11 | Implemented and enabled. ExternalSecureInvasiveDebugEnabled() == TRUE.

All other values are reserved.

#### NSNID, bits [3:2]
When FEAT_Debugv8p4 is implemented:

Non-secure non-invasive debug.

NSNID | Meaning
--- | ---
0b00 | Non-secure state is not implemented.
0b11 | Implemented and enabled. EL3 is implemented or the Effective value of SCR_EL3.NS is 1.

All other values are reserved.

####
Otherwise:

Non-secure non-invasive debug.

NSNID | Meaning
--- | ---
0b00 | Non-secure state is not implemented.
0b10 | Implemented and disabled. ExternalNoninvasiveDebugEnabled() == FALSE.
0b11 | Implemented and enabled. ExternalNoninvasiveDebugEnabled() == TRUE.

All other values are reserved.

#### NSID, bits [1:0]

Non-secure invasive debug.

NSID | Meaning
--- | ---
0b00 | Non-secure state is not implemented.
0b10 | Implemented and disabled. ExternalInvasiveDebugEnabled() == FALSE.
0b11 | Implemented and enabled. ExternalInvasiveDebugEnabled() == TRUE.

All other values are reserved.

## Accessing DBGAUTHSTATUS_EL1

Accesses to this register use the following encodings in the System register encoding space:

#### MRS <Xt>, DBGAUTHSTATUS_EL1

op0 | op1 | CRn | CRm | op2
--- | --- | --- | --- | ---
0b10 | 0b000 | 0b0111 | 0b1110 | 0b110

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if HaveEL(EL3) && EL3SDDUndefPriority() && MDCR_EL3.TDA == '1' then UNDEFINED; elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.DBGAUTHSTATUS_EL1 == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && MDCR_EL2.<TDE,TDA> != '00' then AArch64.SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && MDCR_EL3.TDA == '1' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else X[t, 64] = DBGAUTHSTATUS_EL1; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && MDCR_EL3.TDA == '1' then UNDEFINED; elsif HaveEL(EL3) && MDCR_EL3.TDA == '1' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else X[t, 64] = DBGAUTHSTATUS_EL1; elsif PSTATE.EL == EL3 then X[t, 64] = DBGAUTHSTATUS_EL1;

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.